PCIe(PCI Express) Pin Map ºÐ¼® (ft.±×·¡ÇÈÄ«µå)
D.U.T 2022. 5. 29. 09:23
<ÀÚ·á¿ø¹®: https://designusefulthings.tistory.com/33 >
¡á PCIe(PCI Express)¶õ ¹«¾ùÀΰ¡?
PCIe(PCI Express)´Â ÀϹÝÀûÀ¸·Î °í¼Ó Á÷·Ä ÄÄÇ»ÅÍ È®Àå ¹ö½º Ç¥ÁØÀ» ¸»ÇÕ´Ï´Ù.
½±°Ô ¼³¸íµå¸®¸é ÀåÄ¡µé »çÀÌ¿¡ ¾ÆÁÖ ºü¸¥ Åë½ÅÀ» ÁÖ°í ¹Þ±â À§ÇØ Å¾½À´Ï´Ù. ±â¼úÀÌ ¹ß´ÞÇϱâ Àü¿¡´Â º´·Ä Åë½Å ¹æ¹ýÀÌ Á÷·Ä Åë½Å ¹æ¹ýº¸´Ù ¼Óµµ°¡ »¡¶ú½À´Ï´Ù. ÇÏÁö¸¸ ±â¼ú ¹ßÀüÀÌ ÀÌ·ç¾îÁö¸é¼ º´·Ä Åë½Å¿¡ ¹®Á¦Á¡µé(½ÅÈ£ µ¿±âÈ, Áö¿¬(Latency), ¸¹Àº µ¥ÀÌÅÍ ¶óÀÎ)ÀÌ ³ªÅ¸³µ½À´Ï´Ù. º´·Ä Åë½ÅÀÇ ¹®Á¦Á¡µéÀº Åë½ÅÀ» ¾ÆÁÖ ºü¸£°Ô Çϴµ¥ ¹®Á¦°¡ ÀÖ¾î¼ Á÷·Ä Åë½ÅÀ» °í¼ÓÈÇÏ¿© ÇöÀç´Â »ç¿ëÇϰí ÀÖ½À´Ï´Ù.
PCI ÀͽºÇÁ·¹½º(PCI Express)´Â ÀÔÃâ·Â Á÷·Ä ±¸Á¶ ÀÎÅÍÆäÀ̽º
PCIe(PCI Express)´Â °í´ë¿ªÆø, ÀÛÀº ÇÉ ¼ö, Á÷·Ä Åë½Å ¿¬°á ±â¼úÀÔ´Ï´Ù. ±×·¯¹Ç·Î PCIe(PCI Express)´Â ¾Æ·¡¿Í °°Àº Ư¡À» °¡Áö°í ÀÖ½À´Ï´Ù.
1. ³ôÀº ÃÖ´ë ½Ã½ºÅÛ ¹ö½º 󸮷®
2. ÀÛÀº I/O ÇÉ ¼ö ¹× ÀÛÀº ¹°¸®Àû °ø°£ ÇÊ¿ä
3. ¹ö½º ÀåÄ¡¿¡ ´ëÇÑ ÁÁÀº ¼º´É È®Àå
4. »ó¼¼ÇÑ ¿À·ù °ËÃâ ¹× º¸°í ±¸Á¶(Advanced Error Reporting, AER)
5. ÇÖ½º¿Ò(Hot Swap) ±â´É
ÀÌ·¯ÇÑ Æ¯Â¡µé·Î PCIe(PCI Express)´Â ±×·¡ÇÈÄ«µå»Ó¸¸ ¾Æ´Ï¶ó FPGA Åë½Å, SSD, NVMe, TV ¼ö½Å Ä«µå, ±â°¡ºñÆ® ÀÌ´õ³Ý(Gigabit Ethernet) µî¿¡¼ Ȱ¿ëµÇ°í ÀÖ½À´Ï´Ù.
¡Ø Âü°í·Î Á¦°¡ Á¶±Ý ¾Ë°íÀÖ´Â ³»¿ë°ú °Ë»öÇÑ ³»¿ëÀ» Á¤¸®ÇÑ Á¤º¸ÀÔ´Ï´Ù. Ʋ¸° Á¡ÀÌ ÀÖÀ» ¼ö ÀÖÀ¸´Ï ÀÌÁ¡ Âü°íÇϽñ⠹ٶø´Ï´Ù.
¡á PCIe(PCI Express) Pin Map ºÐ¼® - PCI-Express 16x
´ÙÀ½À¸·Î PCIe Pin MapÀ» ºÐ¼®Çغ¸°Ú½À´Ï´Ù.
ºÐ¼® ±âÁØÀº ±×·¡ÇÈÄ«µå¿¡¼ »ç¿ëµÇ´Â PCIe 16x Connector Pin-OutÀÔ´Ï´Ù.
»çÁøÀº Á¦°¡ º¸À¯Çϰí ÀÖ´Â ±¸Çü ±×·¡ÇÈ Ä«µåÀÔ´Ï´Ù. ±¸Çü ±×·¡ÇÈÄ«µåÀÌÁö¸¸ PCIe Pin MapÀÇ ±Ô°ÝÀº µ¿ÀÏÇÕ´Ï´Ù. ±×·¯¹Ç·Î »çÁø¿¡¼ PinÀÇ À§Ä¡¸¦ Âü°íÇØÁֽñ⠹ٶø´Ï´Ù.
PCIe Pin MapÀ» ±âÁØÀ¸·Î Ãß°¡ÀûÀÎ º¸Ãæ ¼³¸íÀ» µå¸®°Ú½À´Ï´Ù.
Pin Map ¾ÕÂʺÎÅÍ º¸½Ã¸é Àü¾Ð Pinµé°ú »ó´ëÀûÀ¸·Î Low Speed Åë½Å PinµéÀÌ È®Àε˴ϴÙ.
Àü¾ÐÀº +12[V]¿Í +3.3[V]¸¦ »ç¿ëÇÕ´Ï´Ù. JTAG Åë½Å°ú SMBUS Åë½Å Pinµéµµ ÀÖ½À´Ï´Ù.
´ÙÀ½À¸·Î High Speed Åë½Å ÀÏ¸í °í¼Ó Åë½ÅÀ» »ç¿ëÇÏ´Â PinµéÀÌ È®Àε˴ϴÙ. Åë½Å¿¡¼ °¡Àå Áß¿äÇÑ Reference Clock Differential pair(REFCLK+, REFCLK-)°¡ ÀÖ°í ´ÙÀ½À¸·Î ¼øÂ÷ÀûÀ¸·Î HSIp(0) ~ HSIp(15), HSOp(0) ~ HSOp(15) Differential pairµéÀÌ ÀÖ½À´Ï´Ù.
LaneÀº 16 LaneÀ̹ǷΠDifferential pair·Î 16°³¾¿ ÀÖÀ¸¸ç HSIp´Â Receiver LaneÀ̰í HSOp´Â Transmitter LaneÀÔ´Ï´Ù. ±×¸®°í Áß°£¿¡ °£È¤ RSVD (Reserved) PinµéÀÌ ÀÖ½À´Ï´Ù. ÇØ´ç PinµéÀº »ç¿ëÇÏÁö ¾Ê´Â PinµéÀº ¾Æ´Ï¸ç ±×·¡ÇÈ Ä«µå Á¦Á¶»ç¸¶´Ù ÃßÈÄ ±â´É È®Àå(Ä¿½ºÅ͸¶ÀÌ¡)À» À§ÇØ »ç¿ëÇÒ ¼ö ÀÖµµ·Ï ¸¸µç PinÀ¸·Î ¾Ë°í ÀÖ½À´Ï´Ù. Ãß°¡ÀûÀ¸·Î Hot plug present detect(PRSNT#2) Pin°ú Hot Plug Detect(RSVD#2) Pinµµ ÀÖ½À´Ï´Ù.
ÀÌ»óÀ¸·Î PCIe 16x Connector Pin Map ºÐ¼®À» ¸¶Ä¡°Ú½À´Ï´Ù. ±ä ±Û ÀоîÁּż °¨»çÇÕ´Ï´Ù.
´ÙÀ½ Æ÷½ºÆÃÀº º¸À¯Çϰí ÀÖ´Â ±¸Çü ±×·¡ÇÈ Ä«µå¸¦ °¡Áö°í Artwork ºÐ¼®À» ÁøÇàÇØº¸°Ú½À´Ï´Ù.
<ÀÚ·á¿ø¹®: https://designusefulthings.tistory.com/33 >
| |